OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [misc.exp] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# Miscellaneous ARM simulator testcases
2
 
3
if { [istarget arm*-*-*] || [istarget thumb*-*-*] || [istarget xscale*-*-*] } {
4
    # load support procs
5
    # load_lib cgen.exp
6
 
7
    # all machines
8
    set all_machs "arm7tdmi"
9
 
10
    # The .ms suffix is for "miscellaneous .s".
11
    foreach src [lsort [glob -nocomplain $srcdir/$subdir/*.ms]] {
12
        # If we're only testing specific files and this isn't one of them,
13
        # skip it.
14
        if ![runtest_file_p $runtests $src] {
15
            continue
16
        }
17
 
18
        run_sim_test $src $all_machs
19
    }
20
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.