OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [mrs.cgs] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# arm testcase for mrs$cond $rd,cpsr
2
# mach: unfinished
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global mrs_c
9
mrs_c:
10
        mrs0 pc,cpsr
11
 
12
        pass
13
# arm testcase for mrs$cond $rd,spsr
14
# mach: unfinished
15
 
16
        .include "testutils.inc"
17
 
18
        start
19
 
20
        .global mrs_s
21
mrs_s:
22
        mrs0 pc,spsr
23
 
24
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.