OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [stm.cgs] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# arm testcase for FIXME
2
# mach: unfinished
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global stmda_wb
9
stmda_wb:
10
 
11
        pass
12
# arm testcase for FIXME
13
# mach: unfinished
14
 
15
        .include "testutils.inc"
16
 
17
        start
18
 
19
        .global stmda
20
stmda:
21
 
22
        pass
23
# arm testcase for FIXME
24
# mach: unfinished
25
 
26
        .include "testutils.inc"
27
 
28
        start
29
 
30
        .global stmdb_wb
31
stmdb_wb:
32
 
33
        pass
34
# arm testcase for FIXME
35
# mach: unfinished
36
 
37
        .include "testutils.inc"
38
 
39
        start
40
 
41
        .global stmdb
42
stmdb:
43
 
44
        pass
45
# arm testcase for FIXME
46
# mach: unfinished
47
 
48
        .include "testutils.inc"
49
 
50
        start
51
 
52
        .global stmia_wb
53
stmia_wb:
54
 
55
        pass
56
# arm testcase for FIXME
57
# mach: unfinished
58
 
59
        .include "testutils.inc"
60
 
61
        start
62
 
63
        .global stmia
64
stmia:
65
 
66
        pass
67
# arm testcase for FIXME
68
# mach: unfinished
69
 
70
        .include "testutils.inc"
71
 
72
        start
73
 
74
        .global stmib_wb
75
stmib_wb:
76
 
77
        pass
78
# arm testcase for FIXME
79
# mach: unfinished
80
 
81
        .include "testutils.inc"
82
 
83
        start
84
 
85
        .global stmib
86
stmib:
87
 
88
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.