URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [boundmv32.ms] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log


# mach: crisv32
# xerror:
# output: program stopped with signal 4.\n
 .include "testutils.inc"
 
; Check that bound with a memory operand is invalid.
 start
 move.d 0f,r5
 move.d r5,r3
 .byte 0xd5,0x39        ; bound.d [r5],r3  -- we can't assemble it.
 pass
 
0:
 .dword 0b
 

Line No.	Rev	Author	Line
1	24	jeremybenn	`# mach: crisv32`
2			`# xerror:`
3			`# output: program stopped with signal 4.\n`
4			`.include "testutils.inc"`
5
6			`; Check that bound with a memory operand is invalid.`
7			`start`
8			`move.d 0f,r5`
9			`move.d r5,r3`
10			`.byte 0xd5,0x39 ; bound.d [r5],r3 -- we can't assemble it.`
11			`pass`
12
13			`0:`
14			`.dword 0b`
15

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [boundmv32.ms] - Blame information for rev 856