URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [io6.ms] - Blame information for rev 840

Details | Compare with Previous | View Log


# mach: crisv32
# ld: --section-start=.text=0
# sim: --cris-900000xx
# xerror:
# output: b1e\n
# output: core: 4 byte write to unmapped address 0x90000008 at 0x16\n
# output: program stopped with signal 11.\n
 
; Check that invalid access to the simulator area is recognized.
; "FAIL" area.
 
 .include "testutils.inc"
 start
 move.d 0xb1e,$r3
 dumpr3
 move.d 0x90000008,$acr
 clear.d [$acr]
 move.d 0xbadc0de,$r3
 dumpr3
0:
 ba 0b
 nop

Line No.	Rev	Author	Line
1	24	jeremybenn	`# mach: crisv32`
2			`# ld: --section-start=.text=0`
3			`# sim: --cris-900000xx`
4			`# xerror:`
5			`# output: b1e\n`
6			`# output: core: 4 byte write to unmapped address 0x90000008 at 0x16\n`
7			`# output: program stopped with signal 11.\n`
8
9			`; Check that invalid access to the simulator area is recognized.`
10			`; "FAIL" area.`
11
12			`.include "testutils.inc"`
13			`start`
14			`move.d 0xb1e,$r3`
15			`dumpr3`
16			`move.d 0x90000008,$acr`
17			`clear.d [$acr]`
18			`move.d 0xbadc0de,$r3`
19			`dumpr3`
20			`0:`
21			`ba 0b`
22			`nop`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [io6.ms] - Blame information for rev 840