URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movecpc.ms] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log


# mach: crisv3 crisv8 crisv10
# xerror:
# output: General register * PC is not implemented.\nprogram stopped with signal 5.\n
 
# We deliberately match both "read from" and "write to" above.
 
 .include "testutils.inc"
 startnostack
 moveq -1,r3
 move.b 0x42,pc
 dumpr3
 
 move.w 0x4321,pc
 dumpr3
 
 move.d 0x76543210,pc
 dumpr3
 
 quit

Line No.	Rev	Author	Line
1	24	jeremybenn	`# mach: crisv3 crisv8 crisv10`
2			`# xerror:`
3			`# output: General register * PC is not implemented.\nprogram stopped with signal 5.\n`
4
5			`# We deliberately match both "read from" and "write to" above.`
6
7			`.include "testutils.inc"`
8			`startnostack`
9			`moveq -1,r3`
10			`move.b 0x42,pc`
11			`dumpr3`
12
13			`move.w 0x4321,pc`
14			`dumpr3`
15
16			`move.d 0x76543210,pc`
17			`dumpr3`
18
19			`quit`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movecpc.ms] - Blame information for rev 856