OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movepcd.ms] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# mach: crisv3 crisv8 crisv10
2
# xerror:
3
# output: General register * PC is not implemented.\nprogram stopped with signal 5.\n
4
 
5
# Both source and dest contain PC for "test.d r" (move.d r,r).  Ideally,
6
# the output message should say "read" of PC, but we allow PC as source in
7
# a move.d r,R insn, so there's no logical way to get that, short of a
8
# special pattern, which would be just too ugly.  The output message says
9
# "write", but let's match "read" too so we won't fail if things suddenly
10
# improve.
11
 
12
 .include "testutils.inc"
13
 startnostack
14
 setf
15
 test.d pc
16
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.