OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movucr.ms] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# mach: crisv3 crisv8 crisv10 crisv32
2
# output: 42\n85\n7685\n8765\n0\n
3
 
4
; Move constant byte, word, dword to register.  Check that zero-extension
5
; is performed.
6
 
7
 .include "testutils.inc"
8
 start
9
 moveq -1,r3
10
 movu.b 0x42,r3
11
 test_move_cc 0 0 0 0
12
 dumpr3
13
 
14
 moveq -1,r3
15
 movu.b 0x85,r3
16
 test_move_cc 0 0 0 0
17
 dumpr3
18
 
19
 moveq -1,r3
20
 movu.w 0x7685,r3
21
 test_move_cc 0 0 0 0
22
 dumpr3
23
 
24
 moveq -1,r3
25
 movu.w 0x8765,r3
26
 test_move_cc 0 0 0 0
27
 dumpr3
28
 
29
 movu.b 0,r3
30
 test_move_cc 0 1 0 0
31
 dumpr3
32
 
33
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.