URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [msteppc1.ms] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log


# mach: crisv3 crisv8 crisv10
# xerror:
# output: General register read of PC is not implemented.\n
# output: program stopped with signal 5.\n
 
 .include "testutils.inc"
 start
 mstep pc,r2

Line No.	Rev	Author	Line
1	24	jeremybenn	`# mach: crisv3 crisv8 crisv10`
2			`# xerror:`
3			`# output: General register read of PC is not implemented.\n`
4			`# output: program stopped with signal 5.\n`
5
6			`.include "testutils.inc"`
7			`start`
8			`mstep pc,r2`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [msteppc1.ms] - Blame information for rev 856