OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [mulv32.ms] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# mach: crisv32
2
# output: fffffffe\n
3
# output: ffffffff\n
4
# output: fffffffe\n
5
# output: 1\n
6
# output: fffffffe\n
7
# output: ffffffff\n
8
# output: fffffffe\n
9
# output: 1\n
10
 
11
; Check that carry is not modified on v32.
12
 
13
 .include "testutils.inc"
14
 start
15
 moveq -1,r3
16
 moveq 2,r4
17
 setf c
18
 muls.d r4,r3
19
 test_cc 1 0 0 1
20
 dumpr3 ; fffffffe
21
 move mof,r3
22
 dumpr3 ; ffffffff
23
 
24
 moveq -1,r3
25
 moveq 2,r4
26
 setf c
27
 mulu.d r4,r3
28
 test_cc 0 0 1 1
29
 dumpr3 ; fffffffe
30
 move mof,r3
31
 dumpr3 ; 1
32
 
33
 moveq -1,r3
34
 moveq 2,r4
35
 clearf c
36
 muls.d r4,r3
37
 test_cc 1 0 0 0
38
 dumpr3 ; fffffffe
39
 move mof,r3
40
 dumpr3 ; ffffffff
41
 
42
 moveq -1,r3
43
 moveq 2,r4
44
 clearf c
45
 mulu.d r4,r3
46
 test_cc 0 0 1 0
47
 dumpr3 ; fffffffe
48
 move mof,r3
49
 dumpr3 ; 1
50
 
51
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.