OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [nopv32t3.ms] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
#mach: crisv10 crisv32
2 
#output: Schedulable clock cycles, total @: 5\n
3 
#output: Memory source stall cycles: 0\n
4 
#output: Memory read-after-write stall cycles: 0\n
5 
#output: Movem source stall cycles: 0\n
6 
#output: Movem destination stall cycles: 0\n
7 
#output: Movem address stall cycles: 0\n
8 
#output: Multiplication source stall cycles: 0\n
9 
#output: Jump source stall cycles: 0\n
10 
#output: Branch misprediction stall cycles: 0\n
11 
#output: Jump target stall cycles: 0\n
12 
#sim: --cris-cycles=schedulable
13 
 .include "nopv32t.ms"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.