OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [raw7.ms] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
; Checking read-after-write: movemwrite-then-read 2 cycles.
2
#mach: crisv32
3
#ld: --section-start=.text=0
4
#output: Basic clock cycles, total @: 6\n
5
#output: Memory source stall cycles: 0\n
6
#output: Memory read-after-write stall cycles: 2\n
7
#output: Movem source stall cycles: 0\n
8
#output: Movem destination stall cycles: 0\n
9
#output: Movem address stall cycles: 1\n
10
#output: Multiplication source stall cycles: 0\n
11
#output: Jump source stall cycles: 0\n
12
#output: Branch misprediction stall cycles: 0\n
13
#output: Jump target stall cycles: 0\n
14
#sim: --cris-cycles=basic
15
 .include "testutils.inc"
16
 startnostack
17
 .lcomm x,4*11
18
 .lcomm y,4
19
 move.d x,$r0
20
 move.d y,$r1
21
 nop
22
 nop
23
 movem $r10,[$r0]
24
 move.d [$r1],$r2
25
 break 15

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.