OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [xor.ms] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# mach: crisv0 crisv3 crisv8 crisv10 crisv32
2 
# output: 3\n3\nff0\n0\n2c21b3db\n0\nffffffff\n
3 
 
4 
 .include "testutils.inc"
5 
 start
6 
 moveq 1,r3
7 
 moveq 2,r4
8 
 xor r4,r3
9 
 test_move_cc 0 0 0 0
10 
 dumpr3 ; 3
11 
 
12 
 moveq 2,r3
13 
 moveq 1,r4
14 
 xor r4,r3
15 
 test_move_cc 0 0 0 0
16 
 dumpr3 ; 3
17 
 
18 
 move.d 0xff0f,r4
19 
 move.d 0xf0ff,r3
20 
 xor r4,r3
21 
 test_move_cc 0 0 0 0
22 
 dumpr3 ; ff0
23 
 
24 
 moveq -1,r4
25 
 move.d r4,r3
26 
 xor r4,r3
27 
 test_move_cc 0 1 0 0
28 
 dumpr3 ; 0
29 
 
30 
 move.d 0x5432f789,r4
31 
 move.d 0x78134452,r3
32 
 xor r4,r3
33 
 test_move_cc 0 0 0 0
34 
 dumpr3 ; 2c21b3db
35 
 
36 
 moveq 0,r4
37 
 moveq 0,r3
38 
 xor r4,r3
39 
 test_move_cc 0 1 0 0
40 
 dumpr3 ; 0
41 
 
42 
 move.d 0x7fffffff,r3
43 
 move.d 0x80000000,r4
44 
 xor r4,r3
45 
 test_move_cc 1 0 0 0
46 
 dumpr3 ; ffffffff
47 
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.