OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [fr30/] [bv.cgs] - Blame information for rev 827

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# fr30 testcase for bv $label9
2
# mach(): fr30
3
 
4
        .include "testutils.inc"
5
 
6
        START
7
 
8
        .text
9
        .global bv
10
bv:
11
        ; Test bv $label9
12
        set_cc          0x0f            ; condition codes are irrelevent
13
        take_branch     bv
14
 
15
        set_cc          0x0e            ; condition codes are irrelevent
16
        take_branch     bv
17
 
18
        set_cc          0x0d            ; condition codes are irrelevent
19
        no_branch       bv
20
 
21
        set_cc          0x0c            ; condition codes are irrelevent
22
        no_branch       bv
23
 
24
        set_cc          0x0b            ; condition codes are irrelevent
25
        take_branch     bv
26
 
27
        set_cc          0x0a            ; condition codes are irrelevent
28
        take_branch     bv
29
 
30
        set_cc          0x09            ; condition codes are irrelevent
31
        no_branch       bv
32
 
33
        set_cc          0x08            ; condition codes are irrelevent
34
        no_branch       bv
35
 
36
        set_cc          0x07            ; condition codes are irrelevent
37
        take_branch     bv
38
 
39
        set_cc          0x06            ; condition codes are irrelevent
40
        take_branch     bv
41
 
42
        set_cc          0x05            ; condition codes are irrelevent
43
        no_branch       bv
44
 
45
        set_cc          0x04            ; condition codes are irrelevent
46
        no_branch       bv
47
 
48
        set_cc          0x03            ; condition codes are irrelevent
49
        take_branch     bv
50
 
51
        set_cc          0x02            ; condition codes are irrelevent
52
        take_branch     bv
53
 
54
        set_cc          0x01            ; condition codes are irrelevent
55
        no_branch       bv
56
 
57
        set_cc          0x00            ; condition codes are irrelevent
58
        no_branch       bv
59
 
60
        ; Test bv:d label9
61
        set_cc          0x0f            ; condition codes are irrelevent
62
        take_branch_d   bv:d 0xf
63
 
64
        set_cc          0x0e            ; condition codes are irrelevent
65
        take_branch_d   bv:d 0xe
66
 
67
        set_cc          0x0d            ; condition codes are irrelevent
68
        no_branch_d     bv:d 0xd
69
 
70
        set_cc          0x0c            ; condition codes are irrelevent
71
        no_branch_d     bv:d 0xc
72
 
73
        set_cc          0x0b            ; condition codes are irrelevent
74
        take_branch_d   bv:d 0xb
75
 
76
        set_cc          0x0a            ; condition codes are irrelevent
77
        take_branch_d   bv:d 0xa
78
 
79
        set_cc          0x09            ; condition codes are irrelevent
80
        no_branch_d     bv:d 0x9
81
 
82
        set_cc          0x08            ; condition codes are irrelevent
83
        no_branch_d     bv:d 0x8
84
 
85
        set_cc          0x07            ; condition codes are irrelevent
86
        take_branch_d   bv:d 0x7
87
 
88
        set_cc          0x06            ; condition codes are irrelevent
89
        take_branch_d   bv:d 0x6
90
 
91
        set_cc          0x05            ; condition codes are irrelevent
92
        no_branch_d     bv:d 0x5
93
 
94
        set_cc          0x04            ; condition codes are irrelevent
95
        no_branch_d     bv:d 0x4
96
 
97
        set_cc          0x03            ; condition codes are irrelevent
98
        take_branch_d   bv:d 0x3
99
 
100
        set_cc          0x02            ; condition codes are irrelevent
101
        take_branch_d   bv:d 0x2
102
 
103
        set_cc          0x01            ; condition codes are irrelevent
104
        no_branch_d     bv:d 0x1
105
 
106
        set_cc          0x00            ; condition codes are irrelevent
107
        no_branch_d     bv:d 0x0
108
 
109
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.