URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [addxicc.cgs] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log


# frv testcase for addxicc $GRi,$s10,$GRk,$ICCi_1
# mach: all
 
        .include "testutils.inc"
 
        start
 
        .global addxicc
addxicc:
        set_gr_immed    2,gr8
        set_icc         0x0e,0          ; Make sure carry bit is off
        addxicc         gr8,1,gr8,icc0
        test_icc        0 0 0 0 icc0
        test_gr_immed   3,gr8
 
        set_gr_limmed   0x7fff,0xffff,gr8
        set_icc         0x04,0          ; Make sure carry bit is off
        addxicc         gr8,1,gr8,icc0
        test_icc        1 0 1 0 icc0
        test_gr_limmed  0x8000,0x0000,gr8
 
        set_gr_limmed   0xffff,0xff00,gr8
        set_icc         0x08,0          ; Make sure carry bit is off
        addxicc         gr8,0x100,gr8,icc0
        test_icc        0 1 0 1 icc0
        test_gr_immed   0,gr8
 
        set_gr_immed    2,gr8
        set_icc         0x0f,0          ; Make sure carry bit is on
        addxicc         gr8,1,gr8,icc0
        test_icc        0 0 0 0 icc0
        test_gr_immed   4,gr8
 
        set_gr_limmed   0x7fff,0xffff,gr8
        set_icc         0x05,0          ; Make sure carry bit is on
        addxicc         gr8,0,gr8,icc0
        test_icc        1 0 1 0 icc0
        test_gr_limmed  0x8000,0x0000,gr8
 
        set_gr_limmed   0xffff,0xfeff,gr8
        set_icc         0x0b,0          ; Make sure carry bit is on
        addxicc         gr8,0x100,gr8,icc0
        test_icc        0 1 0 1 icc0
        test_gr_immed   0,gr8
 
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# frv testcase for addxicc $GRi,$s10,$GRk,$ICCi_1`
2			`# mach: all`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global addxicc`
9			`addxicc:`
10			`set_gr_immed 2,gr8`
11			`set_icc 0x0e,0 ; Make sure carry bit is off`
12			`addxicc gr8,1,gr8,icc0`
13			`test_icc 0 0 0 0 icc0`
14			`test_gr_immed 3,gr8`
15
16			`set_gr_limmed 0x7fff,0xffff,gr8`
17			`set_icc 0x04,0 ; Make sure carry bit is off`
18			`addxicc gr8,1,gr8,icc0`
19			`test_icc 1 0 1 0 icc0`
20			`test_gr_limmed 0x8000,0x0000,gr8`
21
22			`set_gr_limmed 0xffff,0xff00,gr8`
23			`set_icc 0x08,0 ; Make sure carry bit is off`
24			`addxicc gr8,0x100,gr8,icc0`
25			`test_icc 0 1 0 1 icc0`
26			`test_gr_immed 0,gr8`
27
28			`set_gr_immed 2,gr8`
29			`set_icc 0x0f,0 ; Make sure carry bit is on`
30			`addxicc gr8,1,gr8,icc0`
31			`test_icc 0 0 0 0 icc0`
32			`test_gr_immed 4,gr8`
33
34			`set_gr_limmed 0x7fff,0xffff,gr8`
35			`set_icc 0x05,0 ; Make sure carry bit is on`
36			`addxicc gr8,0,gr8,icc0`
37			`test_icc 1 0 1 0 icc0`
38			`test_gr_limmed 0x8000,0x0000,gr8`
39
40			`set_gr_limmed 0xffff,0xfeff,gr8`
41			`set_icc 0x0b,0 ; Make sure carry bit is on`
42			`addxicc gr8,0x100,gr8,icc0`
43			`test_icc 0 1 0 1 icc0`
44			`test_gr_immed 0,gr8`
45
46			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [addxicc.cgs] - Blame information for rev 24