OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [blelr.cgs] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for blelr $ICCi,$hint
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global blelr
9
blelr:
10
        set_spr_addr    bad,lr
11
        set_icc         0x0 0
12
        blelr           icc0,0
13
 
14
        set_spr_addr    bad,lr
15
        set_icc         0x1 1
16
        blelr           icc1,1
17
 
18
        set_spr_addr    ok3,lr
19
        set_icc         0x2 2
20
        blelr           icc2,2
21
        fail
22
ok3:
23
        set_spr_addr    ok4,lr
24
        set_icc         0x3 3
25
        blelr           icc3,3
26
        fail
27
ok4:
28
        set_spr_addr    ok5,lr
29
        set_icc         0x4 0
30
        blelr           icc0,0
31
        fail
32
ok5:
33
        set_spr_addr    ok6,lr
34
        set_icc         0x5 1
35
        blelr           icc1,1
36
        fail
37
ok6:
38
        set_spr_addr    ok7,lr
39
        set_icc         0x6 2
40
        blelr           icc2,2
41
        fail
42
ok7:
43
        set_spr_addr    ok8,lr
44
        set_icc         0x7 3
45
        blelr           icc3,3
46
        fail
47
ok8:
48
        set_spr_addr    ok9,lr
49
        set_icc         0x8 0
50
        blelr           icc0,0
51
        fail
52
ok9:
53
        set_spr_addr    oka,lr
54
        set_icc         0x9 1
55
        blelr           icc1,1
56
        fail
57
oka:
58
        set_spr_addr    bad,lr
59
        set_icc         0xa 2
60
        blelr           icc2,2
61
 
62
        set_spr_addr    bad,lr
63
        set_icc         0xb 3
64
        blelr           icc3,3
65
 
66
        set_spr_addr    okd,lr
67
        set_icc         0xc 0
68
        blelr           icc0,0
69
        fail
70
okd:
71
        set_spr_addr    oke,lr
72
        set_icc         0xd 1
73
        blelr           icc1,1
74
        fail
75
oke:
76
        set_spr_addr    okf,lr
77
        set_icc         0xe 2
78
        blelr           icc2,2
79
        fail
80
okf:
81
        set_spr_addr    okg,lr
82
        set_icc         0xf 3
83
        blelr           icc3,3
84
        fail
85
okg:
86
        pass
87
bad:
88
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.