OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [blt.cgs] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for blt $ICCi,$hint,$label16
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global blt
9
blt:
10
        set_icc         0x0 0
11
        blt             icc0,0,bad
12
        set_icc         0x1 1
13
        blt             icc1,1,bad
14
        set_icc         0x2 2
15
        blt             icc2,2,ok3
16
        fail
17
ok3:
18
        set_icc         0x3 3
19
        blt             icc3,3,ok4
20
        fail
21
ok4:
22
        set_icc         0x4 0
23
        blt             icc0,0,bad
24
        set_icc         0x5 1
25
        blt             icc1,1,bad
26
        set_icc         0x6 2
27
        blt             icc2,2,ok7
28
        fail
29
ok7:
30
        set_icc         0x7 3
31
        blt             icc3,3,ok8
32
        fail
33
ok8:
34
        set_icc         0x8 0
35
        blt             icc0,0,ok9
36
        fail
37
ok9:
38
        set_icc         0x9 1
39
        blt             icc1,1,oka
40
        fail
41
oka:
42
        set_icc         0xa 2
43
        blt             icc2,2,bad
44
        set_icc         0xb 3
45
        blt             icc3,3,bad
46
        set_icc         0xc 0
47
        blt             icc0,0,okd
48
        fail
49
okd:
50
        set_icc         0xd 1
51
        blt             icc1,1,oke
52
        fail
53
oke:
54
        set_icc         0xe 2
55
        blt             icc2,2,bad
56
        set_icc         0xf 3
57
        blt             icc3,3,bad
58
 
59
        pass
60
bad:
61
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.