OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [dci.cgs] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# FRV testcase for dci @(GRi,GRj)
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global dci
9
dci:
10
        or_spr_immed    0x08000000,hsr0 ; data cache: copy-back mode
11
 
12
        set_mem_immed   0xdeadbeef,sp
13
        test_mem_immed  0xdeadbeef,sp
14
 
15
        flush_data_cache sp
16
        set_mem_immed   0xbeefdead,sp
17
        test_mem_immed  0xbeefdead,sp
18
 
19
        dci             @(sp,gr0)
20
        test_mem_immed  0xdeadbeef,sp
21
 
22
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.