URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr400/] [udivi.cgs] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log


# frv testcase for udivi $GRi,$s12,$GRk
# mach: fr400
 
        .include "../testutils.inc"
 
        start
 
        .global udivi
udivi:
        ; simple division 12 / 3
        set_gr_immed    0x0000000c,gr3
        udivi           gr3,3,gr3
        test_gr_immed   0x00000004,gr3
 
        ; random example
        set_gr_limmed   0xfedc,0xba98,gr3
        udivi           gr3,0x7ff,gr3
        test_gr_limmed  0x001f,0xdf93,gr3
 
        ; random example
        set_gr_limmed   0xffff,0xffff,gr3
        udivi           gr3,-2048,gr3
        test_gr_immed   1,gr3
 
        ; set up exception handler
        set_psr_et      1
        and_spr_immed   -4081,tbr       ; clear tbr.tt
        set_gr_spr      tbr,gr17
        inc_gr_immed    0x170,gr17      ; address of exception handler
        set_bctrlr_0_0  gr17
        set_spr_immed   128,lcr
        set_gr_immed    0,gr15
 
        ; divide by zero
        set_spr_addr    ok1,lr
e1:     udivi           gr1,0,gr2       ; divide by zero
        test_gr_immed   1,gr15
 
        pass
 
ok1:    ; exception handler for divide by zero
        test_spr_bits   0x18,3,0x1,isr          ; isr.dtt is set
        test_spr_bits   0x0001,0,0x1,esr0       ; esr0 is valid
        test_spr_bits   0x003e,1,0x13,esr0      ; esr0.ec is set
        inc_gr_immed    1,gr15
        rett            0
        fail

Line No.	Rev	Author	Line
1	24	jeremybenn	`# frv testcase for udivi $GRi,$s12,$GRk`
2			`# mach: fr400`
3
4			`.include "../testutils.inc"`
5
6			`start`
7
8			`.global udivi`
9			`udivi:`
10			`; simple division 12 / 3`
11			`set_gr_immed 0x0000000c,gr3`
12			`udivi gr3,3,gr3`
13			`test_gr_immed 0x00000004,gr3`
14
15			`; random example`
16			`set_gr_limmed 0xfedc,0xba98,gr3`
17			`udivi gr3,0x7ff,gr3`
18			`test_gr_limmed 0x001f,0xdf93,gr3`
19
20			`; random example`
21			`set_gr_limmed 0xffff,0xffff,gr3`
22			`udivi gr3,-2048,gr3`
23			`test_gr_immed 1,gr3`
24
25			`; set up exception handler`
26			`set_psr_et 1`
27			`and_spr_immed -4081,tbr ; clear tbr.tt`
28			`set_gr_spr tbr,gr17`
29			`inc_gr_immed 0x170,gr17 ; address of exception handler`
30			`set_bctrlr_0_0 gr17`
31			`set_spr_immed 128,lcr`
32			`set_gr_immed 0,gr15`
33
34			`; divide by zero`
35			`set_spr_addr ok1,lr`
36			`e1: udivi gr1,0,gr2 ; divide by zero`
37			`test_gr_immed 1,gr15`
38
39			`pass`
40
41			`ok1: ; exception handler for divide by zero`
42			`test_spr_bits 0x18,3,0x1,isr ; isr.dtt is set`
43			`test_spr_bits 0x0001,0,0x1,esr0 ; esr0 is valid`
44			`test_spr_bits 0x003e,1,0x13,esr0 ; esr0.ec is set`
45			`inc_gr_immed 1,gr15`
46			`rett 0`
47			`fail`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr400/] [udivi.cgs] - Blame information for rev 816