OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [sll.cgs] - Blame information for rev 157

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for sll $GRi,$GRj,$GRk
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global sll
9
sll:
10
        set_gr_limmed   0xdead,0xbee0,gr7       ; Shift by 0
11
        set_gr_immed    2,gr8
12
        set_icc         0x0d,0          ; Set mask opposite of expected
13
        sll             gr8,gr7,gr8
14
        test_icc        1 1 0 1 icc0
15
        test_gr_immed   2,gr8
16
 
17
        set_gr_limmed   0xdead,0xbee1,gr7       ; Shift by 1
18
        set_gr_immed    2,gr8
19
        set_icc         0x0f,0          ; Set mask opposite of expected
20
        sll             gr8,gr7,gr8
21
        test_icc        1 1 1 1 icc0
22
        test_gr_immed   4,gr8
23
 
24
        set_gr_limmed   0xdead,0xbeff,gr7       ; Shift by 31
25
        set_gr_immed    1,gr8
26
        set_icc         0x07,0          ; Set mask opposite of expected
27
        sll             gr8,gr7,gr8
28
        test_icc        0 1 1 1 icc0
29
        test_gr_limmed  0x8000,0x0000,gr8
30
 
31
        set_gr_limmed   0xdead,0xbeff,gr7       ; clear register
32
        set_gr_immed    2,gr8
33
        set_icc         0x0a,0          ; Set mask opposite of expected
34
        sll             gr8,gr7,gr8
35
        test_icc        1 0 1 0 icc0
36
        test_gr_immed   0x00000000,gr8
37
 
38
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.