OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [sraicc.cgs] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for sraicc $GRi,$GRj,$GRk,$ICCi_1
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global sraicc
9
sraicc:
10
        set_gr_limmed   0x8000,0x0000,gr8
11
        set_icc         0x05,0          ; Set mask opposite of expected
12
        sraicc          gr8,0x1e0,gr8,icc0      ; Shift by 0
13
        test_icc        1 0 0 0 icc0
14
        test_gr_limmed  0x8000,0x0000,gr8
15
 
16
        set_gr_limmed   0x8000,0x0000,gr8
17
        set_icc         0x07,0          ; Set mask opposite of expected
18
        sraicc          gr8,-31,gr8,icc0        ; Shift by 1
19
        test_icc        1 0 1 0 icc0
20
        test_gr_limmed  0xc000,0x0000,gr8
21
 
22
        set_gr_limmed   0x8000,0x0000,gr8
23
        set_icc         0x07,0          ; Set mask opposite of expected
24
        sraicc          gr8,31,gr8,icc0 ; Shift by 31
25
        test_icc        1 0 1 0 icc0
26
        test_gr_immed   -1,gr8
27
 
28
        set_gr_limmed   0x4000,0x0000,gr8
29
        set_icc         0x0a,0          ; Set mask opposite of expected
30
        sraicc          gr8,31,gr8,icc0 ; clear register
31
        test_icc        0 1 1 1 icc0
32
        test_gr_immed   0x00000000,gr8
33
 
34
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.