OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [stc.cgs] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for stc $CPRk,@($GRi,$GRj)
2
# mach: frv
3
# as(frv): -mcpu=frv
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global stc
10
stc:
11
        set_mem_limmed  0xdead,0xbeef,sp
12
        set_gr_immed    0,gr7
13
        set_cpr_limmed  0xffff,0xffff,cpr8
14
        stc             cpr8,@(sp,gr7)
15
        test_mem_limmed 0xffff,0xffff,sp
16
 
17
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.