OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [stqu.cgs] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for stqu $GRk,@($GRi,$GRj)
2
# mach: frv
3
# as(frv): -mcpu=frv
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global stqu
10
stqu:
11
        set_mem_limmed  0xbeef,0xdead,sp
12
        inc_gr_immed    -4,sp
13
        set_mem_limmed  0xdead,0xbeef,sp
14
        inc_gr_immed    -4,sp
15
        set_mem_limmed  0xdead,0xdead,sp
16
        inc_gr_immed    -4,sp
17
        set_mem_limmed  0xbeef,0xbeef,sp
18
        set_gr_gr       sp,gr20
19
        inc_gr_immed    -4,sp
20
        set_gr_immed    4,gr7
21
        set_gr_limmed   0xbeef,0xdead,gr8
22
        set_gr_limmed   0xdead,0xbeef,gr9
23
        set_gr_limmed   0xdead,0xdead,gr10
24
        set_gr_limmed   0xbeef,0xbeef,gr11
25
        stqu            gr8,@(sp,gr7)
26
        test_gr_gr      sp,gr20
27
        test_mem_limmed 0xbeef,0xdead,sp
28
        inc_gr_immed    4,sp
29
        test_mem_limmed 0xdead,0xbeef,sp
30
        inc_gr_immed    4,sp
31
        test_mem_limmed 0xdead,0xdead,sp
32
        inc_gr_immed    4,sp
33
        test_mem_limmed 0xbeef,0xbeef,sp
34
 
35
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.