OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [hello.ms] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# output(): Hello world!\n
2
# mach(): m32r m32rx
3
 
4
        .globl _start
5
_start:
6
 
7
; write (hello world)
8
        ldi8 r3,#14
9
        ld24 r2,#hello
10
        ldi8 r1,#1
11
        ldi8 r0,#5
12
        trap #0
13
; exit (0)
14
        ldi8 r1,#0
15
        ldi8 r0,#1
16
        trap #0
17
 
18
length: .long 14
19
hello:  .ascii "Hello world!\r\n"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.