OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [dmulul.cgs] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for dmulu.l $rm, $rn -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
 
10
        mov #0, r0
11
        mov #0, r1
12
        dmulu.l r0, r1
13
 
14
        mov #0, r0
15
        mov #5, r1
16
        dmulu.l r0, r1
17
 
18
        mov #5, r0
19
        mov #0, r1
20
        dmulu.l r0, r1
21
 
22
        mov #1, r0
23
        mov #5, r1
24
        dmulu.l r0, r1
25
 
26
        mov #5, r0
27
        mov #1, r1
28
        dmulu.l r0, r1
29
 
30
        mov #2, r0
31
        mov #2, r1
32
        dmulu.l r0, r1
33
 
34
        mov #1, r0
35
        neg r0, r0
36
        mov #2, r1
37
        dmulu.l r0, r1
38
 
39
        mov #1, r0
40
        neg r0, r0
41
        mov #1, r1
42
        neg r1, r1
43
        dmulu.l r0, r1
44
 
45
        mov #1, r0
46
        neg r0, r0
47
        shlr r0
48
        mov #1, r1
49
        neg r1, r1
50
        shlr r1
51
        dmulu.l r0, r1
52
 
53
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.