OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movb5.cgs] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for mov.b r0, @($imm4, rm) -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
        mov #0, r0
10
        or #170, r0
11
        mov r0, r3
12
        mov #30, r2
13
        mov.b r0, @(3, r2)
14
 
15
        # Load the value back into a different register.
16
        mov.b @(3, r2), r0
17
        and #255, r0
18
        cmp/eq r3, r0
19
        bf wrong
20
 
21
okay:
22
        pass
23
wrong:
24
        fail
25
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.