OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [gdb/] [regformats/] [mips-linux.dat] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# DO NOT EDIT: generated from mips-linux.xml
2
name:mips_linux
3
xmltarget:mips-linux.xml
4
expedite:r29,pc
5
32:r0
6
32:r1
7
32:r2
8
32:r3
9
32:r4
10
32:r5
11
32:r6
12
32:r7
13
32:r8
14
32:r9
15
32:r10
16
32:r11
17
32:r12
18
32:r13
19
32:r14
20
32:r15
21
32:r16
22
32:r17
23
32:r18
24
32:r19
25
32:r20
26
32:r21
27
32:r22
28
32:r23
29
32:r24
30
32:r25
31
32:r26
32
32:r27
33
32:r28
34
32:r29
35
32:r30
36
32:r31
37
32:status
38
32:lo
39
32:hi
40
32:badvaddr
41
32:cause
42
32:pc
43
32:f0
44
32:f1
45
32:f2
46
32:f3
47
32:f4
48
32:f5
49
32:f6
50
32:f7
51
32:f8
52
32:f9
53
32:f10
54
32:f11
55
32:f12
56
32:f13
57
32:f14
58
32:f15
59
32:f16
60
32:f17
61
32:f18
62
32:f19
63
32:f20
64
32:f21
65
32:f22
66
32:f23
67
32:f24
68
32:f25
69
32:f26
70
32:f27
71
32:f28
72
32:f29
73
32:f30
74
32:f31
75
32:fcsr
76
32:fir
77
32:restart

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.