OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [include/] [gdb/] [sim-frv.h] - Blame information for rev 825

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
/* This file defines the interface between the FR-V simulator and GDB.
2
 
3
   Copyright 2003, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
4
 
5
   Contributed by Red Hat.
6
 
7
   This file is part of GDB.
8
 
9
   This program is free software; you can redistribute it and/or modify
10
   it under the terms of the GNU General Public License as published by
11
   the Free Software Foundation; either version 3 of the License, or
12
   (at your option) any later version.
13
 
14
   This program is distributed in the hope that it will be useful,
15
   but WITHOUT ANY WARRANTY; without even the implied warranty of
16
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
   GNU General Public License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
21
 
22
#if !defined (SIM_FRV_H)
23
#define SIM_FRV_H
24
 
25
#ifdef __cplusplus
26
extern "C" { // }
27
#endif
28
 
29
enum sim_frv_regs
30
{
31
  SIM_FRV_GR0_REGNUM  = 0,
32
  SIM_FRV_GR63_REGNUM = 63,
33
  SIM_FRV_FR0_REGNUM  = 64,
34
  SIM_FRV_FR63_REGNUM = 127,
35
  SIM_FRV_PC_REGNUM   = 128,
36
 
37
  /* An FR-V architecture may have up to 4096 special purpose registers
38
     (SPRs).  In order to determine a specific constant used to access
39
     a particular SPR, one of the H_SPR_ prefixed offsets defined in
40
     opcodes/frv-desc.h should be added to SIM_FRV_SPR0_REGNUM.  So,
41
     for example, the number that GDB uses to fetch the link register
42
     from the simulator is (SIM_FRV_SPR0_REGNUM + H_SPR_LR).  */
43
  SIM_FRV_SPR0_REGNUM = 129,
44
  SIM_FRV_SPR4095_REGNUM = SIM_FRV_SPR0_REGNUM + 4095
45
};
46
 
47
#ifdef __cplusplus
48
}
49
#endif
50
 
51
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.