OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [common/] [sim-signal.h] - Blame information for rev 834

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
/* Simulator signal support
2
   Copyright (C) 1997, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
3
   Contributed by Cygnus Support
4
 
5
This file is part of the GNU Simulators.
6
 
7
This program is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 3 of the License, or
10
(at your option) any later version.
11
 
12
This program is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License
18
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
19
 
20
#ifndef SIM_SIGNAL_H
21
#define SIM_SIGNAL_H
22
 
23
#include "gdb/signals.h"
24
 
25
/* Signals we use.
26
   This provides a layer between our values and host/target values.  */
27
 
28
typedef enum {
29
  SIM_SIGNONE = 64,
30
  /* illegal insn */
31
  SIM_SIGILL,
32
  /* breakpoint */
33
  SIM_SIGTRAP,
34
  /* misaligned memory access */
35
  SIM_SIGBUS,
36
  /* tried to read/write memory that's not readable/writable */
37
  SIM_SIGSEGV,
38
  /* cpu limit exceeded */
39
  SIM_SIGXCPU,
40
  /* simulation interrupted (sim_stop called) */
41
  SIM_SIGINT,
42
  /* Floating point or integer divide */
43
  SIM_SIGFPE,
44
  /* simulation aborted */
45
  SIM_SIGABRT
46
} SIM_SIGNAL;
47
 
48
int sim_signal_to_host (SIM_DESC sd, SIM_SIGNAL);
49
enum target_signal sim_signal_to_target (SIM_DESC sd, SIM_SIGNAL);
50
 
51
#endif /* SIM_SIGNAL_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.