OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [m32c/] [Makefile.in] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
#### Makefile.in --- Makefile template for the M32C simulator
2
 
3
### Copyright (C) 2005, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
4
### Contributed by Red Hat, Inc.
5
###
6
### This file is part of the GNU simulators.
7
###
8
### This program is free software; you can redistribute it and/or modify
9
### it under the terms of the GNU General Public License as published by
10
### the Free Software Foundation; either version 3 of the License, or
11
### (at your option) any later version.
12
###
13
### This program is distributed in the hope that it will be useful,
14
### but WITHOUT ANY WARRANTY; without even the implied warranty of
15
### MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
### GNU General Public License for more details.
17
###
18
### You should have received a copy of the GNU General Public License
19
### along with this program.  If not, see .
20
 
21
## COMMON_PRE_CONFIG_FRAG
22
 
23
SIM_EXTRA_CFLAGS = -Wall -DTIMER_A
24
 
25
SIM_RUN_OBJS = \
26
        main.o \
27
        $(ENDLIST)
28
 
29
SIM_OBJS = \
30
        gdb-if.o \
31
        int.o \
32
        load.o \
33
        mem.o \
34
        misc.o \
35
        reg.o \
36
        r8c.o \
37
        m32c.o \
38
        srcdest.o \
39
        syscalls.o \
40
        trace.o \
41
        $(ENDLIST)
42
 
43
# SIM_EXTRA_ALL = sample.x sample2.x
44
 
45
LIBS = $B/bfd/libbfd.a $B/libiberty/libiberty.a
46
 
47
## COMMON_POST_CONFIG_FRAG
48
 
49
arch = m32c
50
 
51
r8c.c : r8c.opc opc2c
52
        ./opc2c -l r8c.out $(srcdir)/r8c.opc > r8c.c
53
 
54
m32c.c : m32c.opc opc2c
55
        ./opc2c -l m32c.out $(srcdir)/m32c.opc > m32c.c
56
 
57
opc2c : opc2c.o safe-fgets.o
58
        $(CC) $(CFLAGS) $(LDFLAGS) $^ -o $@
59
 
60
sample.x : $(srcdir)/sample.S $(srcdir)/sample.ld
61
        ../../gcc/xgcc $(CPUFLAGS) -B../../gcc/ -c $(srcdir)/sample.S -o sample.o
62
        ../../ld/ld-new sample.o -o sample.x -T$(srcdir)/sample.ld
63
 
64
sample.mot : sample.x
65
        ../../binutils/objcopy --srec-forceS3 -O srec sample.x sample.mot
66
 
67
sample2.x : sample2.o gloss.o $(srcdir)/sample.ld
68
        ../../ld/ld-new sample2.o gloss.o -o sample2.x -T$(srcdir)/sample.ld
69
 
70
sample2.o : $(srcdir)/sample2.c
71
        ../../gcc/xgcc $(CPUFLAGS) -B../../gcc/ -c $(srcdir)/sample2.c -o sample2.o
72
 
73
gloss.o : $(srcdir)/gloss.S
74
        ../../gcc/xgcc $(CPUFLAGS) -B../../gcc/ -c $(srcdir)/gloss.S -o gloss.o
75
 
76
encodings:
77
        grep '/\* [01]' $(srcdir)/r8c.opc | sort
78
 
79
gdb-if.o : cpu.h mem.h load.h syscalls.h
80
int.o : int.h cpu.h mem.h
81
load.o : load.h cpu.h mem.h
82
main.o : cpu.h mem.h misc.h load.h
83
mem.o : mem.h cpu.h syscalls.h
84
misc.o : cpu.h misc.h
85
opc2c.o : safe-fgets.h
86
reg.o : cpu.h
87
safe-fgets.o : safe-fgets.h
88
srcdest.c : cpu.h mem.h
89
syscalls.c : cpu.h mem.h syscalls.h
90
 
91
r8c.o : cpu.h mem.h misc.h int.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.