OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [mn10300/] [Makefile.in] - Blame information for rev 857

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
#    Makefile template for Configure for the mn10300 sim library.
2
#    Copyright (C) 1996, 1997, 2000, 2001, 2004, 2007, 2008, 2009, 2010
3
#    Free Software Foundation, Inc.
4
#    Written by Cygnus Support.
5
#
6
# This program is free software; you can redistribute it and/or modify
7
# it under the terms of the GNU General Public License as published by
8
# the Free Software Foundation; either version 3 of the License, or
9
# (at your option) any later version.
10
#
11
# This program is distributed in the hope that it will be useful,
12
# but WITHOUT ANY WARRANTY; without even the implied warranty of
13
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
# GNU General Public License for more details.
15
#
16
# You should have received a copy of the GNU General Public License
17
# along with this program.  If not, see .
18
 
19
## COMMON_PRE_CONFIG_FRAG
20
 
21
MN10300_OBJS = \
22
        itable.o semantics.o idecode.o icache.o engine.o irun.o support.o \
23
        $(SIM_NEW_COMMON_OBJS) \
24
        op_utils.o \
25
        sim-engine.o \
26
        sim-hload.o \
27
        sim-hrw.o \
28
        sim-resume.o \
29
        sim-reason.o \
30
        sim-stop.o \
31
        dv-sockser.o
32
 
33
SIM_OBJS = $(MN10300_OBJS) interp.o
34
 
35
# List of main object files for `run'.
36
SIM_RUN_OBJS = nrun.o
37
 
38
SIM_EXTRA_CLEAN = clean-igen
39
# Extra dependencies for "sim-main.h"
40
SIM_EXTRA_DEPS = mn10300_sim.h itable.h idecode.h
41
 
42
# Select mn10300 support in nltvals.def.
43
NL_TARGET = -DNL_TARGET_mn10300
44
 
45
INCLUDE = mn10300_sim.h $(srcdir)/../../include/gdb/callback.h
46
 
47
# List of extra flags to always pass to $(CC).
48
SIM_EXTRA_CFLAGS = -DPOLL_QUIT_INTERVAL=0x20
49
 
50
## COMMON_POST_CONFIG_FRAG
51
 
52
idecode.o op_utils.o semantics.o: targ-vals.h
53
 
54
BUILT_SRC_FROM_IGEN = \
55
        icache.h \
56
        icache.c \
57
        idecode.h \
58
        idecode.c \
59
        semantics.h \
60
        semantics.c \
61
        model.h \
62
        model.c \
63
        support.h \
64
        support.c \
65
        itable.h \
66
        itable.c \
67
        engine.h \
68
        engine.c \
69
        irun.c
70
$(BUILT_SRC_FROM_IGEN): tmp-igen
71
 
72
 
73
.PHONY: clean-igen
74
clean-igen:
75
        rm -f $(BUILT_SRC_FROM_IGEN)
76
        rm -f tmp-igen tmp-insns
77
 
78
../igen/igen:
79
        cd ../igen && $(MAKE)
80
 
81
IGEN_TRACE= # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries
82
IGEN_INSN=$(srcdir)/mn10300.igen $(srcdir)/am33.igen $(srcdir)/am33-2.igen
83
IGEN_DC=$(srcdir)/mn10300.dc
84
tmp-igen: $(IGEN_INSN) $(IGEN_DC) ../igen/igen
85
        cd ../igen && $(MAKE)
86
        ../igen/igen \
87
                $(IGEN_TRACE) \
88
                -G gen-direct-access \
89
                -M mn10300,am33 -G gen-multi-sim=am33 \
90
                -M am33_2 \
91
                -I $(srcdir) \
92
                -i $(IGEN_INSN) \
93
                -o $(IGEN_DC) \
94
                -x \
95
                -n icache.h    -hc tmp-icache.h \
96
                -n icache.c    -c  tmp-icache.c \
97
                -n semantics.h -hs tmp-semantics.h \
98
                -n semantics.c -s  tmp-semantics.c \
99
                -n idecode.h   -hd tmp-idecode.h \
100
                -n idecode.c   -d  tmp-idecode.c \
101
                -n model.h     -hm tmp-model.h \
102
                -n model.c     -m  tmp-model.c \
103
                -n support.h   -hf tmp-support.h \
104
                -n support.c   -f  tmp-support.c \
105
                -n itable.h    -ht tmp-itable.h \
106
                -n itable.c    -t  tmp-itable.c \
107
                -n engine.h    -he tmp-engine.h \
108
                -n engine.c    -e  tmp-engine.c \
109
                -n irun.c      -r  tmp-irun.c
110
        $(SHELL) $(srcdir)/../../move-if-change tmp-icache.h icache.h
111
        $(SHELL) $(srcdir)/../../move-if-change tmp-icache.c icache.c
112
        $(SHELL) $(srcdir)/../../move-if-change tmp-idecode.h idecode.h
113
        $(SHELL) $(srcdir)/../../move-if-change tmp-idecode.c idecode.c
114
        $(SHELL) $(srcdir)/../../move-if-change tmp-semantics.h semantics.h
115
        $(SHELL) $(srcdir)/../../move-if-change tmp-semantics.c semantics.c
116
        $(SHELL) $(srcdir)/../../move-if-change tmp-model.h model.h
117
        $(SHELL) $(srcdir)/../../move-if-change tmp-model.c model.c
118
        $(SHELL) $(srcdir)/../../move-if-change tmp-support.h support.h
119
        $(SHELL) $(srcdir)/../../move-if-change tmp-support.c support.c
120
        $(SHELL) $(srcdir)/../../move-if-change tmp-itable.h itable.h
121
        $(SHELL) $(srcdir)/../../move-if-change tmp-itable.c itable.c
122
        $(SHELL) $(srcdir)/../../move-if-change tmp-engine.h engine.h
123
        $(SHELL) $(srcdir)/../../move-if-change tmp-engine.c engine.c
124
        $(SHELL) $(srcdir)/../../move-if-change tmp-irun.c irun.c
125
        touch tmp-igen
126
 
127
interp.o: interp.c $(INCLUDE)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.