OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [moxie/] [ChangeLog] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
2010-02-27  Jan Kratochvil  
2
 
3
        * interp.c (sim_create_inferior): Fix crashes on zero PROG_BFD or ARGV.
4
 
5
2010-02-03  Anthony Green  
6
 
7
        * interp.c (sim_resume): nop is 0x0f, and 0x00 is an illegal
8
        instruction.
9
 
10
2010-01-13  Anthony Green  
11
 
12
        * interp.c (sim_open): Add period to end of sentence in comment.
13
 
14
2010-01-13  Anthony Green  
15
 
16
        * interp.c (sim_open): Initialize the SIM_DESC object properly
17
        with sim_config() and sim_post_argv_init().
18
 
19
2010-01-09  Ralf Wildenhues  
20
 
21
        * configure: Regenerate.
22
 
23
2009-09-10  Anthony Green  
24
 
25
        * Makefile.in (install-dtb): New target.
26
        (moxie-gdb.dtb): New target.
27
        (SIM_CFLAGS): Define DTB macro on command line.
28
        (SIM_OBJS): Use common infrastructire.
29
        (dtbdir): Define install location for dtb file.
30
 
31
        * sim-main.h: New file.
32
        * moxie-gdb.dts: New file.
33
        * configure.ac: Check for dtc.  Install dtb file.  Remove some old
34
        cruft.
35
        * configure: Regenerate.
36
        * interp.c: Many changes to use common memory infrastructure.
37
        (load_dtb): New function.
38
        (sim_create_inferior): Call it.
39
 
40
2009-08-22  Ralf Wildenhues  
41
 
42
        * config.in: Regenerate.
43
        * configure: Likewise.
44
 
45
        * configure: Regenerate.
46
 
47
2009-07-31  Anthony Green  
48
 
49
        * interp.c: Increase simulated memory to 16MB.
50
        (sim_resume): Tweak swi system calls to support new ABI (up to 5
51
        args in regs).  Also simluate proper exception processing for
52
        Linux system calls.
53
 
54
2009-07-30  Anthony Green  
55
 
56
        * interp.c (sim_resume): Add system call software interrupt support.
57
 
58
2009-06-11  Anthony Green  
59
 
60
        * interp.c (INST2OFFSET): Define.
61
        (sim_resume): Support new PC relative branch instructions.
62
 
63
2009-05-09  Anthony Green  
64
 
65
        * interp.c (sim_resume): Add missing breaks in switch.
66
 
67
2008-10-03  Anthony Green  
68
 
69
        * interp.c (sim_resume): Add support for ldo.b, sto.b, ldo.s, sto.s.
70
 
71
2008-09-10  Anthony Green  
72
 
73
        * interp.c (NUM_SPRO_SREGS): New.
74
        (struct moxie_regset): Add sregs.
75
        (set_initial_gprs): Initialize sregs.
76
        (sim_resume): Add gsr and ssr support.
77
 
78
2008-09-04  Anthony Green  
79
 
80
        * interp.c (sim_resume): Add inc and dec instructions.
81
 
82
2008-09-04  Anthony Green  
83
 
84
        * interp.c (struct moxie_regset): Use an unsigned long long to keep
85
        track of instruction trace counts.
86
        * interp.c (sim_resume): Ditto.
87
        (sim_info): Ditto.
88
 
89
2008-08-22  Anthony Green  
90
 
91
        * interp.c (sim_resume): Remove debugging code.
92
 
93
2008-08-20  Anthony Green  
94
 
95
        * interp.c (TRACE): Add new tracing infrastructure.
96
        (sim_resume): Use it.
97
        (reg_names): Add new registers.
98
        (NUM_MOXIE_REGS): New registers.
99
        (PC_REGNO): New registers.
100
        (sim_resume): New instruction encodings.
101
 
102
2008-08-16  Anthony Green  
103
 
104
        * interp.c (sim_resume): Add SYS_read, and fix SYS_open and SYS_write.
105
        (convert_target_flags): New function.
106
 
107
2008-08-08  Anthony Green  
108
 
109
        * interp.c (sim_resume): Add SYS_open and SYS_write system call support.
110
 
111
2008-08-04  Anthony Green  
112
 
113
        * Makefile.in (SIM_EXTRA_LIBS): Add -lz.
114
 
115
2008-08-04  Anthony Green  
116
 
117
        * interp.c (sim_create_inferior): Set argc & argv in the target.
118
 
119
2008-04-12  Anthony Green  
120
 
121
        * interp.c (sim_resume): Add brk.
122
 
123
2008-04-10  Anthony Green  
124
 
125
        * interp.c (sim_resume): Add static chain pointer to call frame.
126
 
127
2008-03-24  Anthony Green  
128
 
129
        * interp.c (sim_resume): Add missing breaks.
130
        (sim_resume): Fix neg implementation.
131
 
132
2008-03-23  Anthony Green  
133
 
134
        * interp.c (sim_load): Don't require a .bss section.
135
 
136
2008-03-21  Anthony Green  
137
 
138
        * interp.c (sim_resume): Add swi, and, lshr, ashl, sub.l, neg, or,
139
        not, ashr, xor.
140
 
141
2008-03-20  Anthony Green  
142
 
143
        * interp.c (struct moxie_regset): Add condition code, cc.
144
        (CC_GT, CC_LT, CC_EQ, CC_GTU, CC_LTU): Define.
145
        (sim_resume): Add jmpa, jsr, cmp, beq, bne, blt, bgt, bltu, bgtu,
146
        bge, ble, bgeu, and bleu.
147
        (rbat, rsat, wbat, wsat): New functions.
148
        (sim_resume): Add ld.b, lda.b, ldi.b, ld.s, lda.s, ldi.s, st.b,
149
        sta.b, st.s, sta.s, jmp.
150
 
151
2008-03-19  Anthony Green  
152
 
153
        * interp.c (sim_resume): Add ld.l, st.l, lda.l, sta.l.
154
        jsra should set $fp == $sp.
155
        Fix jsra and ret semantics.
156
 
157
2008-03-18  Anthony Green  
158
 
159
        * interp.c (sim_resume): Add push, pop and add.l.
160
 
161
2008-03-16  Anthony Green  
162
 
163
        * interp.c (EXTRACT_WORD): Define.
164
        (rlat): Use EXTRACT_WORD.
165
        (sim_resume): Add jsra and ret.
166
 
167
2008-02-22  Anthony Green  
168
 
169
        * interp.c (reg_names): Define.
170
        (sim_resume): Use reg_names.
171
 
172
2008-02-21  Anthony Green  
173
 
174
        * config.in, configure, configure.ac, interp.c, Makefile.in,
175
        sysdep.h: Created.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.