OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [ppc/] [sim-main.h] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
#include "sim-basics.h"
2
#include "sim-signal.h"
3
 
4
typedef unsigned32 sim_cia;
5
 
6
#include "sim-base.h"
7
 
8
struct sim_state {
9
  sim_state_base base;
10
};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.