URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [d10v-elf/] [t-sp.s] - Blame information for rev 842

Details | Compare with Previous | View Log


.include "t-macros.i"
 
        start
 
;;; Read/Write values to SPU/SPI
 
        loadpsw2 0
        ldi sp, 0xdead
        loadpsw2 PSW_SM
        ldi sp, 0xbeef
 
        loadpsw2 0
        check 1 sp 0xdead
        loadpsw2 PSW_SM
        check 2 sp 0xbeef
 
        exit0

Line No.	Rev	Author	Line
1	227	jeremybenn	`.include "t-macros.i"`
2
3			`start`
4
5			`;;; Read/Write values to SPU/SPI`
6
7			`loadpsw2 0`
8			`ldi sp, 0xdead`
9			`loadpsw2 PSW_SM`
10			`ldi sp, 0xbeef`
11
12			`loadpsw2 0`
13			`check 1 sp 0xdead`
14			`loadpsw2 PSW_SM`
15			`check 2 sp 0xbeef`
16
17			`exit0`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [d10v-elf/] [t-sp.s] - Blame information for rev 842