OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [tmiaph.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# Intel(r) Wireless MMX(tm) technology testcase for TMIAPH
2
# mach: xscale
3
# as: -mcpu=xscale+iwmmxt
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global tmiaph
10
tmiaph:
11
        # Enable access to CoProcessors 0 & 1 before
12
        # we attempt these instructions.
13
 
14
        mvi_h_gr   r1, 3
15
        mcr        p15, 0, r1, cr15, cr1, 0
16
 
17
        # Test Multilply Accumulate
18
 
19
        mvi_h_gr   r0, 0x11223344
20
        mvi_h_gr   r1, 0x55667788
21
        mvi_h_gr   r2, 0x12345678
22
        mvi_h_gr   r3, 0x9abcdef0
23
 
24
        tmcrr      wr0, r0, r1
25
 
26
        tmiaph     wr0, r2, r3
27
 
28
        tmrrc      r0, r1, wr0
29
 
30
        test_h_gr  r0, 0xfec3f9f4
31
        test_h_gr  r1, 0x55667787
32
        test_h_gr  r2, 0x12345678
33
        test_h_gr  r3, 0x9abcdef0
34
 
35
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.