URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cr16/] [beq.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# cr16 testcase for beq disp16
# mach(): cr16
 
        .include "testutils.inc"
 
        start
 
        .global beq
beq:
        mvi_h_condbit 0
        movw $12, r4
        movw $12, r5
        cmpw r4, r5
        beq ok
not_ok:
        fail
ok:
        movw $11, r5
        cmpw r4, r5
        beq not_ok
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# cr16 testcase for beq disp16`
2			`# mach(): cr16`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global beq`
9			`beq:`
10			`mvi_h_condbit 0`
11			`movw $12, r4`
12			`movw $12, r5`
13			`cmpw r4, r5`
14			`beq ok`
15			`not_ok:`
16			`fail`
17			`ok:`
18			`movw $11, r5`
19			`cmpw r4, r5`
20			`beq not_ok`
21
22			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cr16/] [beq.cgs] - Blame information for rev 842