URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cr16/] [loadd.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# cr16 testcase for loadd 0(regp),regp
# mach(): cr16
 
        .include "testutils.inc"
 
        start
 
        .global ldb
ldb:
        movd $data_loc, (r4,r3)
        movd $0,(r6,r5)
 
        loadd 0(r4,r3),(r6,r5)
 
        test_h_grp "(r6, r5)", 0x12345678 # little endian processor
 
        pass
 
data_loc:
        .long 0x12345678
 

Line No.	Rev	Author	Line
1	227	jeremybenn	`# cr16 testcase for loadd 0(regp),regp`
2			`# mach(): cr16`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global ldb`
9			`ldb:`
10			`movd $data_loc, (r4,r3)`
11			`movd $0,(r6,r5)`
12
13			`loadd 0(r4,r3),(r6,r5)`
14
15			`test_h_grp "(r6, r5)", 0x12345678 # little endian processor`
16
17			`pass`
18
19			`data_loc:`
20			`.long 0x12345678`
21

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cr16/] [loadd.cgs] - Blame information for rev 842