OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cr16/] [tbitw.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# cr16 testcase for tbitw
2
# mach:  cr16
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global tbitw
9
tbitw:
10
        movw $0, r1
11
        lpr     r1, psr
12
        tbitw   $0,_y
13
        spr  psr, r1
14
        cmpb    $0x20, r1
15
        beq ok1
16
not_ok:
17
        fail
18
 
19
ok1:
20
        movw $0, r1
21
        lpr     r1, psr
22
        movd   $_y, (r1,r0)
23
        tbitw   $1,0(r1,r0)
24
        loadw   _y, r1
25
        spr  psr, r1
26
        cmpb    $0x20, r1
27
        beq ok2
28
        br not_ok
29
ok2:
30
 
31
        pass
32
 
33
_y:     .word   0xf7

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.