OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movecr.ms] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# mach: crisv3 crisv8 crisv10 crisv32
2
# output: ffffff42\n94\nffff4321\n9234\n76543210\n76540000\n
3
 
4
; Move constant byte, word, dword to register.  Check that no extension is
5
; performed, that only part of the register is set.
6
 
7
 .include "testutils.inc"
8
 startnostack
9
 moveq -1,r3
10
 move.b 0x42,r3
11
 test_move_cc 0 0 0 0
12
 dumpr3
13
 
14
 moveq 0,r3
15
 move.b 0x94,r3
16
 test_move_cc 1 0 0 0
17
 dumpr3
18
 
19
 moveq -1,r3
20
 move.w 0x4321,r3
21
 test_move_cc 0 0 0 0
22
 dumpr3
23
 
24
 moveq 0,r3
25
 move.w 0x9234,r3
26
 test_move_cc 1 0 0 0
27
 dumpr3
28
 
29
 move.d 0x76543210,r3
30
 test_move_cc 0 0 0 0
31
 dumpr3
32
 
33
 move.w 0,r3
34
 test_move_cc 0 1 0 0
35
 dumpr3
36
 
37
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.