OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movpmv32.ms] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# mach: crisv32
2
# output: 11223320\nbb113344\naa557711\n
3
 
4
# Test v32-specific special registers.  FIXME: more registers.
5
 
6
 .include "testutils.inc"
7
 start
8
 .data
9
store:
10
 .dword 0x11223344
11
 .dword 0x77665544
12
 
13
 .text
14
 moveq -1,r3
15
 move.d store,r4
16
 move vr,[r4]
17
 move [r4+],mof
18
 move mof,r3
19
 dumpr3
20
 
21
 moveq -1,r3
22
 clearf zcvn
23
 move 0xbb113344,mof
24
 test_cc 0 0 0 0
25
 move mof,r3
26
 dumpr3
27
 
28
 setf zcvn
29
 move 0xaa557711,mof
30
 test_cc 1 1 1 1
31
 move mof,[r4]
32
 move.d [r4],r3
33
 dumpr3
34
 
35
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.