OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movsr.ms] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# mach: crisv3 crisv8 crisv10 crisv32
2
# output: 5\nfffffff5\n5\nfffffff5\n0\n
3
 
4
; Movs between registers.  Check that sign-extension is performed and the
5
; full register is set.
6
 
7
 .include "testutils.inc"
8
 start
9
 moveq -1,r5
10
 moveq 5,r4
11
 move.b r4,r5
12
 moveq -1,r3
13
 movs.b r5,r3
14
 test_move_cc 0 0 0 0
15
 dumpr3
16
 
17
 moveq 0,r5
18
 moveq -11,r4
19
 move.b r4,r5
20
 moveq 0,r3
21
 movs.b r5,r3
22
 test_move_cc 1 0 0 0
23
 dumpr3
24
 
25
 moveq -1,r5
26
 moveq 5,r4
27
 move.w r4,r5
28
 moveq -1,r3
29
 movs.w r5,r3
30
 test_move_cc 0 0 0 0
31
 dumpr3
32
 
33
 moveq 0,r5
34
 moveq -11,r4
35
 move.w r4,r5
36
 moveq 0,r3
37
 movs.w r5,r3
38
 test_move_cc 1 0 0 0
39
 dumpr3
40
 
41
 moveq 0,r5
42
 movs.b r5,r3
43
 test_move_cc 0 1 0 0
44
 dumpr3
45
 
46
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.