OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [subq.ms] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn 
# mach: crisv3 crisv8 crisv10 crisv32
2 
# output: 0\nffffffff\nfffffffe\nffff\nff\n56788f9\n56788d9\n567889a\n0\n7ffffffc\n
3 
 
4 
 .include "testutils.inc"
5 
 start
6 
 moveq 1,r3
7 
 subq 1,r3
8 
 test_cc 0 1 0 0
9 
 dumpr3 ; 0
10 
 
11 
 subq 1,r3
12 
 test_cc 1 0 0 1
13 
 dumpr3 ; ffffffff
14 
 
15 
 subq 1,r3
16 
 test_cc 1 0 0 0
17 
 dumpr3 ; fffffffe
18 
 
19 
 move.d 0x10000,r3
20 
 subq 1,r3
21 
 test_cc 0 0 0 0
22 
 dumpr3 ; ffff
23 
 
24 
 move.d 0x100,r3
25 
 subq 1,r3
26 
 test_cc 0 0 0 0
27 
 dumpr3 ; ff
28 
 
29 
 move.d 0x5678900,r3
30 
 subq 7,r3
31 
 test_cc 0 0 0 0
32 
 dumpr3 ; 56788f9
33 
 
34 
 subq 32,r3
35 
 test_cc 0 0 0 0
36 
 dumpr3 ; 56788d9
37 
 
38 
 subq 63,r3
39 
 test_cc 0 0 0 0
40 
 dumpr3 ; 567889a
41 
 
42 
 move.d 34,r3
43 
 subq 34,r3
44 
 test_cc 0 1 0 0
45 
 dumpr3 ; 0
46 
 
47 
 move.d 0x80000024,r3
48 
 subq 40,r3
49 
 test_cc 0 0 1 0
50 
 dumpr3 ; 7ffffffc
51 
 
52 
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.