OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [test.ms] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn 
# mach: crisv0 crisv3 crisv8 crisv10 crisv32
2 
# output: 1\n
3 
 
4 
 .include "testutils.inc"
5 
 .data
6 
x:
7 
 .dword 0,2,-1,0x80000000,0x5432f789
8 
 .word 0,2,-1,0xffff,0xf789
9 
 .byte 0,2,0xff,0x89
10 
 
11 
 start
12 
 clearf nzvc
13 
 moveq -1,r3
14 
 move.d x,r5
15 
 setf vc
16 
 test.d [r5+]
17 
 test_cc 0 1 0 0
18 
 
19 
 setf vc
20 
 test.d [r5]
21 
 test_cc 0 0 0 0
22 
 
23 
 addq 4,r5
24 
 
25 
 setf vc
26 
 test.d [r5+]
27 
 test_cc 1 0 0 0
28 
 
29 
 setf vc
30 
 test.d [r5+]
31 
 test_cc 1 0 0 0
32 
 
33 
 setf vc
34 
 test.d [r5+]
35 
 test_cc 0 0 0 0
36 
 
37 
 setf vc
38 
 test.w [r5+]
39 
 test_cc 0 1 0 0
40 
 
41 
 setf vc
42 
 test.w [r5]
43 
 test_cc 0 0 0 0
44 
 
45 
 addq 2,r5
46 
 
47 
 setf vc
48 
 test.w [r5+]
49 
 test_cc 1 0 0 0
50 
 
51 
 setf vc
52 
 test.w [r5+]
53 
 test_cc 1 0 0 0
54 
 
55 
 setf vc
56 
 test.w [r5+]
57 
 test_cc 1 0 0 0
58 
 
59 
 setf vc
60 
 test.b [r5]
61 
 test_cc 0 1 0 0
62 
 
63 
 addq 1,r5
64 
 
65 
 setf vc
66 
 test.b [r5+]
67 
 test_cc 0 0 0 0
68 
 
69 
 setf vc
70 
 test.b [r5+]
71 
 test_cc 1 0 0 0
72 
 
73 
 setf vc
74 
 test.b [r5]
75 
 test_cc 1 0 0 0
76 
 
77 
 moveq 1,r3
78 
 dumpr3
79 
 
80 
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.