URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [hw/] [rv-n-cris/] [trivial3.ms] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log


#mach: crisv32
#sim(crisv32): --hw-device "/rv/dummy /dev/zero"
 
# Test dummy settings: set from file.
 
 .include "testutils.inc"
 start
 move.d 0xd0000000,$r0
 move.d [$r0+],$r3
 beq ok
 nop
bad:
 fail
ok:
 moveq -1,$r3
 move.d $r3,[$r0]
 cmp.d [$r0],$r3
 bne bad
 nop
 pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`#mach: crisv32`
2			`#sim(crisv32): --hw-device "/rv/dummy /dev/zero"`
3
4			`# Test dummy settings: set from file.`
5
6			`.include "testutils.inc"`
7			`start`
8			`move.d 0xd0000000,$r0`
9			`move.d [$r0+],$r3`
10			`beq ok`
11			`nop`
12			`bad:`
13			`fail`
14			`ok:`
15			`moveq -1,$r3`
16			`move.d $r3,[$r0]`
17			`cmp.d [$r0],$r3`
18			`bne bad`
19			`nop`
20			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [hw/] [rv-n-cris/] [trivial3.ms] - Blame information for rev 816