OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [hw/] [rv-n-cris/] [wd1.ms] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
#mach: crisv10 crisv32
2
#sim(crisv10): --hw-device "/rv/trace? true" --hw-device "/rv/watchdog-interval 1"
3
#sim(crisv32): --hw-device "/rv/trace? true" --hw-device "/rv/watchdog-interval 1" --hw-device "/rv/max-poll-ticks 1000"
4
#output: /rv: WD\n
5
#output: /rv: REG R 0xd0000036\n
6
#output: /rv: := 0x76543210\n
7
#output: /rv: WD\n
8
#output: /rv: DMA W 0x20000..0x20003\n
9
#output: /rv: 0x20000: 01 02 03 04\n
10
#output: /rv: REG R 0xd0000038\n
11
#output: /rv: := 0x76543211\n
12
#output: pass\n
13
 
14
#r W,
15
#r r,a8836,76543210
16
#r W,
17
#r s,e000,01020304
18
#r r,a8838,76543211
19
 
20
 .include "testutils.inc"
21
 start
22
 mvi_h_mem 0 0x20000
23
 test_h_mem 0x76543210 0xd0000036
24
 
25
 move.d 0x20000,$r1
26
0:
27
 test.b [$r1]
28
 beq 0b
29
 nop
30
 test_h_mem 0x76543211 0xd0000038
31
 pass
32
 
33
 .fill 65536*2+128,1,0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.