URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [andh.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# fr30 testcase for andh $Rj,@$Ri
# mach(): fr30
 
        .include "testutils.inc"
 
        START
 
        .text
        .global andh
andh:
        ; Test andh $Rj,@$Ri
        mvi_h_gr        0xaaaaaaaa,r7
        mvi_h_mem       0x55555555,sp
        set_cc          0x0b            ; Set mask opposite of expected
        andh            r7,@sp
        test_cc         0 1 1 1
        test_h_mem      0x00005555,sp
 
        mvi_h_mem       0xffffffff,sp
        set_cc          0x04            ; Set mask opposite of expected
        andh            r7,@sp
        test_cc         1 0 0 0
        test_h_mem      0xaaaaffff,sp
 
        mvi_h_mem       0x00ffffff,sp
        set_cc          0x0d            ; Set mask opposite of expected
        andh            r7,@sp
        test_cc         0 0 0 1
        test_h_mem      0x00aaffff,sp
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# fr30 testcase for andh $Rj,@$Ri`
2			`# mach(): fr30`
3
4			`.include "testutils.inc"`
5
6			`START`
7
8			`.text`
9			`.global andh`
10			`andh:`
11			`; Test andh $Rj,@$Ri`
12			`mvi_h_gr 0xaaaaaaaa,r7`
13			`mvi_h_mem 0x55555555,sp`
14			`set_cc 0x0b ; Set mask opposite of expected`
15			`andh r7,@sp`
16			`test_cc 0 1 1 1`
17			`test_h_mem 0x00005555,sp`
18
19			`mvi_h_mem 0xffffffff,sp`
20			`set_cc 0x04 ; Set mask opposite of expected`
21			`andh r7,@sp`
22			`test_cc 1 0 0 0`
23			`test_h_mem 0xaaaaffff,sp`
24
25			`mvi_h_mem 0x00ffffff,sp`
26			`set_cc 0x0d ; Set mask opposite of expected`
27			`andh r7,@sp`
28			`test_cc 0 0 0 1`
29			`test_h_mem 0x00aaffff,sp`
30
31			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [andh.cgs] - Blame information for rev 842