URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [dmovh.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# fr30 testcase for dmovh
# mach(): fr30
 
        .include "testutils.inc"
        START
 
        .text
        .global dmovh
dmovh:
        ; Test dmovh @$dir9,$R13
        mvi_h_gr        0xdeadbeef,r1
        mvi_h_gr        0x100,r2
        mvr_h_mem       r1,r2
        set_cc          0x0f            ; Condition codes shouldn't change
        dmovh           @0x100,r13
        test_cc         1 1 1 1
        test_h_gr       0xffffdead,r13
 
        ; Test dmovh $R13,@$dir9
        mvi_h_gr        0xdeadbeef,r13
        set_cc          0x0e            ; Condition codes shouldn't change
        dmovh           r13,@0x100
        test_cc         1 1 1 0
        test_h_mem      0xbeefbeef,r2
 
        ; Test dmovh @$dir9,@R13+
        mvi_h_gr        0x1fc,r13
        mvi_h_mem       0xdeadbeef,r13
        set_cc          0x0d            ; Condition codes shouldn't change
        dmovh           @0x1fe,@r13+
        test_cc         1 1 0 1
        mvi_h_gr        0x1fc,r2
        test_h_mem      0xbeefbeef,r2
        test_h_gr       0x1fe,r13
 
        ; Test dmovh @$R13+,@$dir9
        mvi_h_gr        0x1fc,r13
        mvi_h_mem       0xbeefdead,r13
        set_cc          0x0c            ; Condition codes shouldn't change
        dmovh           @r13+,@0x1fe
        test_cc         1 1 0 0
        mvi_h_gr        0x1fc,r2
        test_h_mem      0xbeefbeef,r2
        test_h_gr       0x1fe,r13
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# fr30 testcase for dmovh`
2			`# mach(): fr30`
3
4			`.include "testutils.inc"`
5			`START`
6
7			`.text`
8			`.global dmovh`
9			`dmovh:`
10			`; Test dmovh @$dir9,$R13`
11			`mvi_h_gr 0xdeadbeef,r1`
12			`mvi_h_gr 0x100,r2`
13			`mvr_h_mem r1,r2`
14			`set_cc 0x0f ; Condition codes shouldn't change`
15			`dmovh @0x100,r13`
16			`test_cc 1 1 1 1`
17			`test_h_gr 0xffffdead,r13`
18
19			`; Test dmovh $R13,@$dir9`
20			`mvi_h_gr 0xdeadbeef,r13`
21			`set_cc 0x0e ; Condition codes shouldn't change`
22			`dmovh r13,@0x100`
23			`test_cc 1 1 1 0`
24			`test_h_mem 0xbeefbeef,r2`
25
26			`; Test dmovh @$dir9,@R13+`
27			`mvi_h_gr 0x1fc,r13`
28			`mvi_h_mem 0xdeadbeef,r13`
29			`set_cc 0x0d ; Condition codes shouldn't change`
30			`dmovh @0x1fe,@r13+`
31			`test_cc 1 1 0 1`
32			`mvi_h_gr 0x1fc,r2`
33			`test_h_mem 0xbeefbeef,r2`
34			`test_h_gr 0x1fe,r13`
35
36			`; Test dmovh @$R13+,@$dir9`
37			`mvi_h_gr 0x1fc,r13`
38			`mvi_h_mem 0xbeefdead,r13`
39			`set_cc 0x0c ; Condition codes shouldn't change`
40			`dmovh @r13+,@0x1fe`
41			`test_cc 1 1 0 0`
42			`mvi_h_gr 0x1fc,r2`
43			`test_h_mem 0xbeefbeef,r2`
44			`test_h_gr 0x1fe,r13`
45
46			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [dmovh.cgs] - Blame information for rev 842