OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [enter.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# fr30 testcase for enter $u10
2
# mach(): fr30
3
 
4
        .include "testutils.inc"
5
 
6
        START
7
 
8
        .text
9
        .global enter
10
enter:
11
        ; Test enter $u10
12
        mvr_h_gr        sp,r7                   ; save stack pointer
13
        mvr_h_gr        sp,r8                   ; shadow stack pointer
14
        mvr_h_gr        sp,r14          ; Initialize
15
        set_cc  0x0f                    ; Condition codes are irrelevent
16
        enter           0
17
        test_cc 1 1 1 1
18
        testr_h_gr      r8,sp
19
        inci_h_gr       -4,r8
20
        testr_h_gr      r14,r8
21
        testr_h_mem     r7,r14
22
 
23
        mvr_h_gr        sp,r8                   ; shadow stack pointer
24
        mvr_h_gr        r14,r9          ; save
25
        set_cc  0x0e                    ; Condition codes are irrelevent
26
        enter           0x3fc
27
        test_cc 1 1 1 0
28
        inci_h_gr       -4,r8
29
        testr_h_gr      r14,r8
30
        testr_h_mem     r9,r14
31
        inci_h_gr       -0x3f8,r8
32
        testr_h_gr      r8,sp
33
 
34
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.