OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [int.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# fr30 testcase for int $u8
2
# mach(): fr30
3
 
4
        .include "testutils.inc"
5
 
6
        START
7
 
8
        .text
9
        .global int
10
int:
11
        ; Test int $u8 - setup and test an interrupt #0xfd (randomly chosen)
12
        mvr_h_gr        tbr,r7
13
        inci_h_gr       8,r7
14
        mvi_h_mem       pass,r7
15
        mvi_h_gr        doint,r9
16
        inci_h_gr       2,r9
17
        mvr_h_gr        ssp,r10
18
        set_cc          0x0f            ; Condition codes should not change
19
        set_s_user                      ; Set opposite of expected
20
        set_i           1               ; Set opposite of expected
21
        mvr_h_gr        ps,r8
22
doint:  int             0xfd
23
        fail
24
 
25
pass:
26
        test_cc         1 1 1 1
27
        test_s_system
28
        test_i          0
29
        inci_h_gr       -4,r10
30
        testr_h_mem     r8,r10
31
        inci_h_gr       -4,r10
32
        testr_h_mem     r9,r10
33
        testr_h_dr      r10,ssp
34
 
35
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.