URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [ldres.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# fr30 testcase for ldres $@Ri+,$u4
# mach(): fr30
 
        .include "testutils.inc"
 
        START
 
        .text
        .global ldres
ldres:
        ; Test ldres $@Ri+,$u4
        ; The current implementation simply increments Ri
        mvi_h_gr        0x1000,r7
        set_cc          0x0f            ; Condition codes are irrelevent
        ldres           @r7+,0
        test_cc         1 1 1 1
        test_h_gr       0x1004,r7
 
        mvi_h_gr        0x1000,r7
        set_cc          0x0f            ; Condition codes are irrelevent
        ldres           @r7+,0xf
        test_cc         1 1 1 1
        test_h_gr       0x1004,r7
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# fr30 testcase for ldres $@Ri+,$u4`
2			`# mach(): fr30`
3
4			`.include "testutils.inc"`
5
6			`START`
7
8			`.text`
9			`.global ldres`
10			`ldres:`
11			`; Test ldres $@Ri+,$u4`
12			`; The current implementation simply increments Ri`
13			`mvi_h_gr 0x1000,r7`
14			`set_cc 0x0f ; Condition codes are irrelevent`
15			`ldres @r7+,0`
16			`test_cc 1 1 1 1`
17			`test_h_gr 0x1004,r7`
18
19			`mvi_h_gr 0x1000,r7`
20			`set_cc 0x0f ; Condition codes are irrelevent`
21			`ldres @r7+,0xf`
22			`test_cc 1 1 1 1`
23			`test_h_gr 0x1004,r7`
24
25			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [ldres.cgs] - Blame information for rev 842